Skip to main content

How many types of IC packages are there?

 IC Packaging Technology

Brief Overview

 

IC packaging is the circuit pins on a silicon wafer that are connected to an external connector with wires for connection to other devices. The package form is the housing used to mount the semiconductor IC chip. It has the function of mounting, fixing, sealing, protecting the chip, and enhancing the electrical and thermal performance.

 



Advanced IC packaging is a major technology highlight of the "More than Moore" era. When the chip in each node of the chip scaling becomes more difficult and expensive, engineers will put multiple chips into advanced packaging, and no longer have to struggle to shrink the chip.

 

 

This article provides a brief overview of the 10 most common terms used in next-generation IC packaging technologies.

 

2.5D Packaging

 

2.5D packaging is an advancement of traditional 2D IC packaging technology that allows for finer line and space utilization. In a 2.5D package, the die is stacked or placed side-by-side on top of an intermediate layer with silicon via vias (TSVs). The base, or intermediary layer, provides interconnection between the chips.

 

The 2.5D package is typically used for high-end ASICs, FPGAs, GPUs and memory cubes. 2008 saw Xilinx divide its large FPGAs into four smaller chips with higher yields and connect these chips to the silicon intermediate layer. 2.5D packages were thus born and eventually became widely used for high bandwidth memory (HBM) processor integration.

 



3D Packaging

 

In a 3D IC package, the logic die is stacked together or with a storage die, eliminating the need to build a large system-on-chip (SoC). The die is connected to each other through an active interposer layer. 2.5D IC packages use conductive bumps or TSVs to stack components on the interposer layer, while 3D IC packages connect multi-layer silicon wafers to components using TSVs.

 

TSV technology is a key enabling technology in both 2.5D and 3D IC packages, and the semiconductor industry has been using HBM technology to produce DRAM chips in 3D IC packages.

 



 

Chiplet

 

Chiplets are another form of 3D IC packaging that enables heterogeneous integration of CMOS devices with non-CMOS devices. In other words, they are smaller SoCs or small chips, rather than one large SoC in a package.

 

The idea is to break down large SoCs into smaller chips to increase yields and reduce costs. Smaller chips allow designers to leverage a variety of IPs regardless of the node or technology they are manufactured on; they can be built on a variety of materials, including silicon, glass, and laminates.

 


Fan out

 

In a fan-out package, the "connection" is fanned out from the chip surface to provide more external I/O. It uses an epoxy molding material (EMC) that is fully embedded in the die, eliminating the need for processes such as wafer bumping, fluxing, flip-chip mounting, cleaning, bottom spraying, and curing. Therefore, no intermediary layer is also required, making heterogeneous integration much easier.

 

Fan-out technology offers smaller packages with more I/O than other package types, and in 2016 it was the technology star when Apple was able to use TSMC's packaging technology to integrate its 16nm application processor with mobile DRAM in a single package for iPhone 7.

 


Fan-out wafer level packaging (FOWLP)

 

FOWLP technology is a modification of wafer-level packaging (WLP) that provides more external connections for silicon chips. It embeds the chip in an epoxy molding material, and then constructs a high-density redistribution layer (RDL) on the wafer surface, and applies solder balls to form a reconfigured wafer.

 

Typically, it first cuts the front-end processed wafers into individual die, then separates the die on a carrier structure and fills the gaps to form the reconfigured wafer.FOWLP provides more connectivity between the package and the application board. In addition, the substrate is inherently larger than the die, so the die spacing is more relaxed.

 


 

Heterogeneous Integration

 

Integrating different components manufactured separately into higher-level assemblies can enhance functionality and improve operating characteristics, so semiconductor component manufacturers are able to combine functional components using different process flows into a single assembly.

 

Heterogeneous integration is similar to system-level packaging (SiP), but instead of integrating multiple bare dies on a single substrate, it integrates multiple IPs in the form of Chiplets on a single substrate. The basic idea of heterogeneous integration is to combine multiple components with different functions in the same package.

 



 

High Bandwidth Memory (HBM)

 

HBM is a standardized stacked storage technology that provides high bandwidth channels for data within the stack and between memory and logic components. HBM packages stack memory die and connect them together via TSV to create more I/O and bandwidth.

 

HBM is a JEDEC standard that vertically integrates multiple layers of DRAM components within a package, with application processors, GPUs, and SoCs inside the package. HBM is primarily implemented as a 2.5D package for high-end servers and networking chips. The HBM2 release now addresses the capacity and clock rate limitations of the initial HBM release.

 



 

Intermediate layer

 

The interposer layer is the conduit through which the electrical signals are transmitted from the multi-chip die or board in the package. It is the electrical interface between the sockets or connectors, allowing the signals to travel further and to other sockets on the board.

 

The interposer layer can be made of silicon and organic materials and acts as a bridge between multiple die, die, and board. Silicon interposer is a proven technology that plays a key role in creating 2.5D and 3D IC chip packages due to its higher fine pitch I/O density and TSV formation capability.

 

 


 

 

Redistribution Layer (RDL)

 

Redistribution layers are copper-metal connections or traces that electrically connect one part of a package to another. RDLs are created from layers of metal or polymeric dielectric material to stack tube cores on a package to reduce I/O spacing on large chipsets. They have become an integral part of 2.5D and 3D packaging solutions to provide communication between chips connected by intermediate layers.

 



 

Silicon Through Vias (TSV)

 

TSV is a key implementation technology for 2.5D and 3D packaging solutions and is a copper-filled wafer that provides a vertical interconnect through the silicon wafer die. It runs through the entire chip to provide electrical connections, forming the shortest path from one side of the chip to the other.

 

The vias or holes are etched from the front side of the wafer to a certain depth, and then they are isolated and filled by depositing a conductive material, usually copper. After the chip is manufactured, the wafer is thinned from the back side to reveal the via and metal deposited on the back side of the wafer to complete the TSV interconnects.

 

Comments

Popular posts from this blog

The biggest problem with the latest 56 semiconductor manufacturers suspend orders, price increased, and long lead time. How can you fix it?

 Following the suspension of MCU orders by ELAN , Holtek Semiconductor issued a notice on 21st April suspending orders with immediate effect. The price of various semiconductors, especially MCUs, has risen as a result of factors such as the tightness of 8-inch wafer foundries. The demand for MCUs is so high that many major MCU manufacturers at home and abroad are operating at full capacity, but supply still exceeds demand. In its notice, Holtek  Semiconductor stated that Suspension of orders for 2022 Subject: Orders with delivery dates in 2022 are suspended with immediate effect.   Description: 1. The wafer fabs and packaging houses have advised that there will be another wave of price increases soon - price increases of 15%-30%. 2. The fabs are expected to provide 2022 production numbers by early May and will announce 2022 order acceptance rules when confirmed.   3. expected to resume accepting orders for 2022 by mid-May. 4. 2022 orders that have received deposits will be rescheduled

Understanding of DC-DC buck bootstrap circuit

In the peripheral circuit design of DC-DC BUCK chips, we usually add capacitors or a combination of capacitors + resistors between the BOOT and SW pins, this piece of circuit is called bootstrap circuit, the capacitors and resistors in the bootstrap circuit are called bootstrap capacitors and bootstrap resistors.   What is a bootstrap capacitor?   DCDC Buck chip has a pin called BOOT, and some are called BST. The following is an explanation of the BOOT pin of a DCDC chip. In the external circuit design, a capacitor, generally 0.1uF, is needed between the BOOT and SW pin, and is connected to the driver end of the high-end MOS tube of DCDC.     How does a bootstrap capacitor work?   The following is a block diagram of a DCDC BUCK chip, the top NMOS is called the high-side MOSFET and the bottom NMOS is called the low-side MOSFET.     When the high side MOS tube is turned on, SW is VIN, SW charges and stores energy in the inductor, and the inductor current is rising; when the low side MOS

2022 global chip shortage continues: ST、NXP、ADI、XILINX、ONSEMI、DIODES... latest trends

Under the influence of the epidemic and various emergencies around the world, the global chip industry fell into a shortage of stock in 2021. Now it has been a year, and the shortage of chips seems to have not eased. Below, we have collated the latest market developments of the original chip manufacturers such as ST, Renesas, NXP, ADI, ON Semiconductor, Microchip, Qualcomm, etc., so that you can have a good idea of the market situation. ST: Large shortage of high-end products and automotive chips Most stockists have been selling off since the prices of ST  products have fallen back, but this month has seen a small rebound. For example, STM8S003F3P6TR  and STM32F103VCT6 , two pieces of material, have seen a small price increase. It is worth noting that the market price of ST's brake system chips has recently soared, and other automotive chips have also risen, and there is still a large shortage of high-end products and automotive chips, and delivery times are still long.   In additi

Teach you 5 ways to identify and avoid counterfeit electronic components in a second

In the process of purchasing electronic components, the most worrying thing for buyers is not the price, but the quality of the product. There are a variety of IC chips on the market, of all kinds, and without paying attention to the distinction, it is sometimes difficult to see the difference between various materials, whether it is true or false, new or refurbished. The following is a compilation of some methods to identify genuine and fake chips, for your reference. Common chip counterfeiting methods Material A counterfeit material A Original manufacturer's tailor loose material: the original packaging has been disassembled or is no longer available, but product functionality and yield may be lower due to storage time or handling process, etc. Original manufacturer scrap or defective products: mainly products that have not passed factory inspection by the original manufacturer, such as scrap products after reliability testing, poor packaging quality, bad test products, etc. Orig

9 effective ways to improve your electronic components specification for approval

1. Let purchasers find manufacturers to provide specifications, safety information, environmental protection information, insurance information - E-document 2. Verify that the information is true and complete, such as the applicable period of the document, so as not to be fooled by the manufacturer. 3. Let the buyer find the manufacturer to provide samples, specifications, safety information, environmental information, insurance information - Paper files 4. Environmental test: send several samples to the environmental laboratory for ROSH halogen test. 5. Electrical specifications and high-temperature testing - e.g. electrolytic capacitors :  A: measuring capacity and deviation withstand voltage, PIN foot tin is good B: go through the production line to see if the capacitors are deformed after the high temperature of the furnace and if the capacity and the deviation voltage are okay. 6. Body size check - e.g. electrolytic capacitors . Body height and diameter, PIN pin spacing, PIN pin d